DSpace Repository

Formal verification of floating-point hardware design : a mathematical approach

Files in this item

This item appears in the following Collection(s)

Search DSpace


Browse

My Account